
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 0 AND 1
User’s Manual U15905EJ2V1UD
236
Figure 7-15. Contents of Register Settings When 16-Bit Timer/Event Counter Is Used for Cycle Measurement
Supply input clocks to internal units
Enable count operation
0
0/1
0
OSTn ENTOn ALVn
ETIn CCLRn
CMSn1 CMSn0
0/1
0
1
OVFn
TMCn0
TMCn1
CSn2 CSn1 CSn0
TMCEn TMCAEn
Use CCn0 register as capture register
(when measuring the cycle of INTPn0 input)
Use CCn1 register as capture register
(when measuring the cycle of INTPn1 input)
Continue counting after TMn register
overflows
ECLRn
Remarks 1. 0/1: Set to 0 or 1 as necessary
2. n = 0, 1